ABSTRACT A new on-chip recovery operation is proposed in the self-aligned nitride (SAN) cell. Merged nitride spacer is sandwiched between high-k metal gate stacks in nano-meter CMOS process. The scaled gate length enables the SAN cell be erased by band-to-band hot hole. For multiple-time-programming operation, two effective recovery methods are proposed to recover on/off window after cycling stress. Both ac and dc methods are applied to eliminate deep-trapped charges via electrical self-heating. Experimental data demonstrates dc recovery methods that provide nearly full damage anneal capability and, in turn, effectively extend SAN cell's endurance level.
I. INTRODUCTION
Logic NVMs have been aggressively studied and fabricated by advanced CMOS logic technologies in order to meet the requirements of high integrability, low process complexity and cost [1] - [3] . Full CMOS compatible nitride-based logic NVM cells have been proposed and demonstrated in previous studies [4] - [6] . Since the storage node defined by merged nitride spacer decouple from logic transistor gate oxide, Self-Aligned Nitride (SAN) cell has been validated of high scalability from 90nm to 28nm [4] - [6] . As CMOS logic technology migrates to below 28nm, several operation challenges, such as soft breakdown, metal gate instead of poly gate, and stress induced leakage current, limit the applications of the new generation logic NVMs [7] , [8] . Moreover, since the hot carrier charge injection it's known to cause damage to the Si/SiO 2 interface and also degrades IV characteristics of memory cells [9] , several thermal heating recovery operations to extend SAN cell life time are introduced in this study. A new on-chip recovery operation is proposed and demonstrated to significantly extend the cycling capability of full logic compatible non-volatile SAN cell.
II. CELL STRUCTURE AND CHARACTERISTICS
The Self-Aligned Nitride (SAN) MTP memory cell is successfully fabricated in advanced 28nm HKMG technology without extra masks or process steps, this cell consisting of two serial MOSFET with appropriate gate-to-gate spacing where the metal gates are separated by the merged nitride spacer works as the charge storage node. Unlike the conventional multiple-programmable logic NVM cells with limited-scalability gate oxide, the SAN cell applies liner oxide as tunneling barrier. In scaling down technology, the liner oxide under the spacer is not considered a critical layer which works as a prominent tunneling barrier for charge storage.
The TEM pictures of SAN cells at the technology node of 90nm, 45nm, 32nm and 28nm are summarized in Fig. 1 is supplied to Source Line (SL) and Program Gate (PG) to induce a high lateral electric field. The small gate length on the 28nm SAN cell allows it to be erased by band-toband hot hole (BBHH). The erasing condition is subjected to grounded SG and BL, V pp is applied on SL to induce BBHH in the source junction while a small negative biased on PG attracts hot holes injection into the storage node to compensate stored electrons [10] .
III. RELIABILITY DISCUSSION
After the SAN cell is programmed and erased many times, the decline of oxide quality, which is caused by interface traps, can capture channel carriers and reduced carrier mobility. The interface trapped charge, Q it , leads to the deterioration of gate control ability and causes reliability problems. During cycling stresses, hot carriers inject through the interface of liner oxide leading the covalent bonds to break and additional interface traps to be induced [11] , creating significant degradation of sub-threshold swing (SS) as shown in Fig. 2 (a). A notable decline of read current after P/E cycling will result in narrowing the on/off window. To study the source of the degradation, the cell is firstly baked at 150 • C, revealing an improvement of SS which suggests that high-temperature annealing can recover the interface damages shown in Fig. 2(b) . Hence, new on-chip recovery operations are proposed [13] . In Fig. 3 (a), P/E cycling induced interface quality degradation is found to be recovered by two novel on-chip heating methods. AC and DC electrical recovery methods are investigated in this work. For AC recovery scheme, the electrical pulse of 10MHz and 1V amplitude on PG and SG is applied with SL and BL floating. The back and forth current heats up the gates and compensate the dangling bonds. DC recovery is performed by applying a forward-bias voltage on the N + -SL and P-substrate to enable a high forward PN junction current locally heating up the SAN cell. During the recovery period, SL is grounded, SG, PG, BL are floated while the current compliance is set to 1mA. The on-chip heating effect anneals the interface damage in the bottom oxide under the merged nitride spacer. Charge pumping current is used to monitor the interface quality. As expected, the largest I cp is found on cells after hundred-times of P/E stresses without any recovery operation. After AC recovery, the reduction of I cp is found. However, the interface quality cannot return to its original state in a timely fashion. DC recovery method, on the other hand, is found to effectively anneal the damage caused by P/E stresses, hence I cp decrease to a level closer to the one of a cell in its fresh state. more efficient in extending P/E endurance lifetime of the SAN cell. Fig. 4 shows the charge recombined per cycle vs. frequency before and after annealing. Interface states increase among all frequency especially in higher frequency. However, DC recovery can reduce interface traps and improve SS. Fig. 5(b) , to maintain a read margin of 10X current ratio, using DC recovery operation for every 100 P/E cycles is preferred. Experimental data has shown that with periodic recovery operation, SAN cell can achieve over 1k P/E cycles while maintaining a 10 X On/Off window. In memory systems, DC recovery operation can be initiated dynamically by monitoring the cell degradation level in a memory block. 6 compares the read current ratios of cells with and without periodic DC recovery, respectively. For cells with continuous P/E cycling, the read current ratio falls below one to zero after 250 P/E cycles. In contrast, a DC recovery operation is performed for every 100 P/E cycles, the current ratio can remain around 20, a sufficient read margin for the SAN cells.
FIGURE 6.
Read current ratio degrades after 300 P/E cycles for cells without DC recovery. In contrast, the periodic DC recovery operations help to maintain a stable read current margin.
SAN cells erased by BBHH are found to have some misalignment between electrons and holes, which cannot be complete compensated each P/E cycle. The residual charges can lead to asymmetric read current characteristics, which can be analyzed by the difference between the forward read current (I DF ) and reverse read current (I DR ). I DF /I DR ratio in Fig. 7 suggested residual electrons at the source side of SAN occurs after P/E cycling. The DC recovery operation allows the misalignment electrons/holes been better compensated, leading to more symmetric read current characteristics. The recovery efficiency (defined as the read current after applying recovery divided by the initial read current) under DC forward current of 2mA applied to BL shared by 1, 2, 4, 20 cells, correspond to 0.2MW/cm 2 , 2.5MW/cm 2 , 7.6MW/cm 2 and 12.9MW/cm 2 for one second is compared in Fig. 8 . Data reveals that higher power density does increase the effectiveness of a recovery operation. It also suggests that an optimized DC current level exists for obtaining best recovery results at an acceptable rate with minimum power. 
IV. CONCLUSION
A firstly proposed on-chip recovery scheme for full logic 
